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 تصميم دوائر وحدات تماثلية قابلة للتشكل لحقول المنظومات التماثلية المبرمجة باستخدام تقنية عنوان الرسالة:
(MOSFET)                      
 
  الهندسة الكهربائيةالتخصص:
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في هذه األطروحة تم عرض تصميم دوائر لوحدات تماثلية قابلة للتشكل لحقول المنظومات التماثلية المبرمجة 
باستخدام نمط التيار للترانزستورات في منطقٮة التشبع. لهذا الهدف تم عرض ثالث خاليا قادرة على تنفيذ عمليات : 
الجمع والطرح والتكامل والضرب والقسمة والعبور. تتم عملة البرمجة والضبط باستخدام التعديل الرقمي لشروط 
تهيئة هذه الوحدات بااإلضافة لبعض المفاتيح. إلختبار صحة عمل التصميم المقترح تم استخدامه في بناء تطبقات 
مختلفة مثل مرشح الدرجة الثانية العام و مرشح امرار الحزمة الرباعي و نظام التضمين وإزالة التضمين وكذالك 
نظام كاشف الطور. تمت المحاكاة باستخدام  برنامج ( تانر) وتم الحصول على نتائج متوافقة مع التحليل النظري . 





1 CHAPTER 1 
INTRODUCTION 
One of the biggest breakthroughs in the field of digital integrated circuits has been the 
field-programmable gate array (FPGA). Since the early 90s of the past century, 
researchers started to develop many designs of the analog counterpart of FPGA which is 
“Field Programmable Analog Array”, FPAA. This has led to several improvements in 
this area. However, while field-programmable analog arrays (FPAAs) researchers are 
attempting to fill a similar void in the analog field as in the digital, they have not been 
able to develop a design to a point where it is being adopted by designers [1]. 
 
1.1 Analog Circuits 
Natural signals exist in the nature in analog form. To process natural signals, sensors are 
used to capture the variation in the signal and analog circuits are used to interpret the 
natural signal and convert it into an electrical signal which can be processed. In general 
much of the processing of signals is done in the digital domain; however, many signals 
require some analog processing before converting them into digital signals and 
processing them with a digital signal processor [2]. 
Even though, digital processing circuits are dominating the market, analog solutions are 




high-speed applications [3]. This is because analog circuits can perform important signal 
processing functions faster, using less power, and on less silicon area than their digital 
counterparts. 
However, Analog design is more complex and has many trades-off and issues to be 
considered. One of the reasons analog design is so much more complex than digital is 
that the number of design options and trades-off it involves is much larger than in the 
digital domain. Also, analog designers have significantly less freedom in ignoring low-
level circuit interaction of high-level blocks in a hierarchical design. A carefully designed 
multi-function analog circuit such as an FPAA can successfully address these issues, 
delivering the full potential of analog circuits to a designer, who may or may not be an 
analog expert [4]. 
Analog circuits are rather unlikely to be eliminated entirely from the electronic design, 
nor to be reduced to some simple, residual form in a predominantly digital design world. 
Therefore, it is of utmost importance to ease the analog design process. This can be done 
if the improvements in the FPAA’s design reach a level where the FPAA can be adopted 
by designers to be utilized for most of their designs. 
 
1.2 Motivation 
Several improvements in the area of CAB & FPAA design have been achieved over the 
years. However, while field-programmable analog arrays (FPAAs) researchers are 




able to develop a design to a point where it is being adopted by designers. Some FPAAs 
have been developed commercially however; these FPAAs tend to be limited in their 
applications [2]. As a result, commercial FPAAs have not had the same success of 
commercial FPGAs. One of the reasons for this is might be the lack of a universal block 
from which analog circuits could be systematically built, as gates are to digital circuits 
[1]. 
Analog simulations are often inaccurate and problematic compared to their digital 
counterparts. This is due to the large number of effects that must be simulated. Often it is 
not known whether a circuit will work until after it has been built. This can lead to 
increased costs & time consumption in developing multiple versions of chips before a 
working prototype is made [2]. 
The real benefit of FPAA design is to be used to prototype, test and develop analog 
circuits. Its reconfigurable architecture allows for quick, inexpensive prototyping, which 
in turn would make the FPAA invaluable in the testing and prototyping of analog 
circuitry design [2]. In addition, FPAAs can open up the use of analog circuits to 
designers without deep expertise in the field. So, the drive towards shorter design cycles 
& lower cost for analog integrated circuits has demanded the development of several 
improvements in the area of FPAA and their CABs [3]. 
Currently available commercial and academic FPAAs are typically based on CABs 
involving operational amplifiers, or other similar analog primitives, with few 




operation and lower supply voltages is the main requirement that affect the design of the 
configurable analog blocks (CABs) of any FPAA [5]. 
There are many publications in the literature which use active elements such as Op-amp, 
OTA, CCII or CFOA in the design of CAB [6- 10]. Since these designs are based on the 
mentioned active elements, the resulting CAB will be limited in performance to the 
capability of the used elements. Additionally, other designs do not include active 
elements; rather they are transistor level based designs [1, 5, 11-14]. The transistor level 
design CAB can be done using MOSFET sub-threshold as in [11], BJT transistors as in 
[5] or multi trans-linear element (MITE) and floating gate transistors (FG)  as in [1,13]. 
In this work, a new design of configurable analogue block for FPAA based on transistor 
level of MOSFET operating in strong inversion will be presented. This work will utilize 
this method where research has not been extensively done. As this work will start the 
design of CAB from transistor level, no active element such as OTA or CFOA will be 
used in the heart of the configurable block. This will free the design from being 
dependent on the performance of used devices. 
 
1.3 Methods of Configurable Analog Block Design 
Over the years, various design methods for Configurable Analog Blocks (CABs) and 
FPAAs have been developed and reported in the literature. Some of these methods 




methods employ the continuous time domain such as OTA based, CCII based, CFOA 
based and transistor level based design. Brief description of each method is presented: 
1.3.1 Switched Capacitors Based Method 
This method usually employs an Op-amp in the heart of its CABs surrounded by 
switched capacitors in order to implement the required function. This is considered a 
discrete time method due to sampled data nature employed.  
This approach is well suited to digital systems designs. However, operational amplifier-
based CABs suffer from the limited upper frequency range. This is attributed to the 
limited gain-bandwidth product of the operational amplifiers [5]. Also, the input signal 
frequency is limited to at least one half of the sampling frequency. In addition, anti-
aliasing and reconstruction filters must be used. Moreover, the power consumption of 
continuous time (CT) designs can be less than a third of discrete-time (DT) realizations 
[3, 15]. Reported designs employing this method can be referred in [6, 16, 17]. 
1.3.2 Switched Current Based Method 
This method is also a discrete time one. One of the switched current designs is reported in 
[18]. It utilizes the discrete-time current mode approach based on a current copier circuit, 
by recording the input current on the gate capacitance of a transistor during phase 1 and 
outputting a copy of that current during phase 2. The same advantages and disadvantages 
mentioned in the switched capacitors method can apply here. In addition, this method has 




1.3.3 Trans-conductance-Capacitor (𝑮𝑮𝑮𝑮-c) Based Method 
In this design method, the inter-connections between configurable analog blocks are 
realized using tunable trans-conductors. For example, in [19] the CABs consist of Op-
amps and programmable capacitors, while the inter-connections are achieved using 
MOSFET trans-conductors. 
This method exhibits improvement in the frequency & noise since it is using trans-
conductor rather than switches. Furthermore, the interconnection networks can also 
operate as programmable functional elements. However, the required area will be more 
than the designs using switches. 
1.3.4 Current Conveyor (𝑪𝑪𝑪𝑪𝑪𝑪𝑪𝑪) Based Method 
This method of CAB design is achieved using second generation current conveyor (CCII) 
as the active element in the CAB in addition to a bank of programmable resistors and 
capacitors. The inter-connection network is usually implemented using MOSFET 
switches. 
The drawback of this method is that the performance of the FPAA (power & speed) will 
be limited by the capability of the CCII used. However, it provides better frequency 
performance when compared to the designs using Op-amps in their CABs. Reported 
designs employing this method can be seen in [9, 10, and 20]. 
1.3.5 Operational Trans-conductance Amplifier (𝑶𝑶𝑶𝑶𝑶𝑶) Based Method 
This method of CAB design is achieved using Operational Trans-conductance Amplifier 




capacitors. The interconnection network is usually implemented using MOSFET 
switches, however, in [21] floating gate (FG) transistors are used as switches. 
The drawback of this method is that the performance of the FPAA (power & speed) will 
be limited by the capability of the OTA used. However, it provides better frequency 
performance when compared to the designs using Op-amps in their CABs. Reported 
designs employing this method can be seen in [4, 8, 21 and 22]. 
1.3.6 Current Feedback Op-Amp (𝑪𝑪𝑪𝑪𝑶𝑶𝑶𝑶) Based Method 
CFOA based CAB design is very rare in the literature. The one presented in [7, 23] is 
using CFOA, a bank of programmable resistors and capacitors connected via switches. 
The same advantages and disadvantages of the CCII can apply here. 
1.3.7 Trans-linear Elements (𝑶𝑶𝑻𝑻𝑻𝑻) Based Method 
CAB's built using trans-linear Elements (TLEs), as the core computational unit, has been 
gaining researchers attention recently. This type of CAB is either BJT or MOS in sub 
threshold. Ideal trans-linear elements have infinite input impedance and an exponential 
voltage to current relationship. In addition, any trans-linear element can be made to have 
multiple inputs by simply applying resistive or capacitive division at the voltage input.  
This method usually uses floating-gate transistors to implement switch networks and 
TLEs to create reconfigurable trans-linear networks. Floating gate transistors are the 
normal MOS transistor with an additional floating-gate which can be programmed using 
Hot-electron injection and Fowler-Nordheim tunneling .These techniques 
introduce/remove charge at the floating gate which can be used to bias the characteristics 




floating-gate can be used to program the analog device characteristics such as the 
threshold voltage of the transistor [24]. 
FG transistors are very useful for switching since they do not require outer memory. In 
addition, the ability to program the charge on the gate of each MITE allows for the 
cancellation of threshold mismatch between the devices. Also, this method would allow 
for large scale integration of analog designs as in [12]. The major drawback of this 
method is that it is not using standard CMOS process [2]. Reported designs using this 
method can be found in [1, 13, 14, 21, 24 and 25]. 
1.3.8 Transistor Level or Transistor Circuit Primitive Based Method 
This method does not depend on any active device in its CAB; rather it constructs the 
CAB from the transistor level or simple collection of transistors to form the primitive. 
The required functions to be achieved by the CAB are targeted in its design. The routing 
connection within the CAB to achieve configurability and tune-ability can be done by 
implementing MOSFET switches as in [26 and 27] or by digitally altering the biasing 
current as in [5 and 28] . 
In the literature, this method was utilized in [11] implementing the design using 
MOSFETs in sub-threshold region. The use of pass transistors in the signal path and the 
sub-threshold operation has led to limited bandwidth. In [5], the design is based on BJT 
transistors and it is not using switches in the signal path, altering the biasing current is 
rather used in the CAB routing. As a result, high frequency operation was achieved. In 




analog cell (CAC). Switches were used for configuration. The frequency reported in the 
last example was moderately high. 
The use of this method, allows the design performance not to depend on the used active 
device. Additionally, the use of digitally modifying the biasing current in the CAB 
routing results in improvement in the bandwidth. 
 
1.4 CAB Design Considerations 
1.4.1 Continuous or Discrete Time 
An important decision in the design of CAB is whether it is to be designed in the discrete 
or continuous time. In the literature, there are two famous approaches to design CAB's in 
the discrete time: the switched capacitor method or the switched current method.  
Discrete-time approach is well suited to digital systems designs. However, such sampled 
data techniques require that input signals to be band limited to at least one half of the 
sampling frequency, and hence anti-aliasing and reconstruction filters must be used. This 
requirement often limits the bandwidth of discrete-time CAB circuit implementations.  
Continuous-time circuit techniques do not impose limitation on the BW of input signals, 
but may require more complicated implementations to have the circuit components 
programmable. In addition, the power consumption of continuous time (CT) designs can 




1.4.2 Voltage or Current Mode Operation 
Another important design choice is whether to use voltage or current as the signal 
parameter in the CAB/FPAA implementation. Voltage signals have a high fan out. In 
addition, voltage-mode circuit techniques are well-developed. However, Most of the 
existing voltage-mode CABs cannot satisfy the requirements of low power and high 
frequency operation. In general, voltage-mode circuits will always suffer from the need 
of higher power supply voltages to maintain reasonable dynamic ranges [3 and 5]. 
On the other hand, current-mode circuits can work at higher frequencies than voltage-
mode circuits and require less power supply voltage. In addition, current mode circuits 
are simpler in implementation of many circuits and have higher accuracy. Moreover, 
recent trends towards lower power supply voltages have reduced the dynamic range 
available in voltage-mode circuits, making current-mode signaling more attractive. As a 
result, current-mode CABs would be more appropriate to adopt, especially for high 
frequency operation [3 and 5]. 
1.4.3 Other Considerations 
Design of CAB is also influenced by a number of factors, including the functionality and 
performance features of circuits, the area-efficiency and the supporting semiconductor 
process technology. Another key issue in CAB design is the level of granularity. Fine 
grain CAB's architectures (reconfigured at low level, e.g. transistor level) will require 
more routing resources and will have more switches in the signal path than a coarse grain 
CAB architecture (reconfigured at a macro-block level, e.g. integrators, S/H). However, 
the coarse architecture will be less versatile i.e. it will be able to implement a narrower 




1.4.4 Interconnection Architecture and its Implementation 
There are two types of interconnection (routing network): Internal routing, which is used 
inside the CAB to connect its components together and the external routing, which 
connects the CABs together to form a complete FPAA. The choice of an interconnection 
architecture and its implementation will influence the rout-ability of prototyped circuits 
and their performance. Pass transistors and CMOS transmission gates have been used as 
switches to reconfigure the topology of the circuit being implemented [3]. 
There are two architecture schemes of interconnections that opposed to each other. One is 
based on providing programmable connections between every pair of cells in the circuit. 
This approach favors flexibility, but also leads to excessively long signal 
interconnections, which introduce phase errors and cross talk problems for the circuit 
operation at high frequencies. The second scheme is based on restricting the 
interconnection pattern in favor of better high frequency performance [4]. 
In local connection topology, each cell can receive output signals only from the nearest 
neighbors, and can send its own output signal to the same neighbors. Given adequate 
functionality of each cell, this restricted topology allows implementation of various 
important classes of circuits.  
Although a wide variety of applications can be realized in this locally-only 
interconnected architecture, some circuits require global connections. It can further 
enable implementation of other circuits, such as matrix operations circuits. 
Some reported designs have made circuit structure reconfigurable without the use of extra 




Alternatively, signals can be coupled from one CAB to another or within the CAB 
without reconfiguration switches in the signal path by changing the bias of an interface 

























2 CHAPTER 2 
LITERATURE REVIEW 
Since the early 90s of the past century, researchers started to develop many designs of 
FPAA’s. These designs vary in their complexity, range of applications and the design 
method used. Some of these designs were converted into commercial products but most 
designs were not. This section will report some important examples of the commercially 
available FPAA’s and the academically reported FPAAs. 
 
2.1 Commercial FPAA Designs 
2.1.1 EPAC Design by IMP 
In 1996, IMP released the first commercially available FPAA (EPAC), electronically 
programmable analog circuit, which was a large step in analog system design. This 
device design was aimed towards general signal conditioning, data communication, 
data/signal monitoring. Each CAB of EPAC design uses an Op-Amp to perform 
operations like amplification and comparison while switching capacitor method is used to 
program the individual CAB's; therefore it is classified as discrete time design. The data 
for the CABs is stored in (EEPROM) and loaded into static random access memory 




The performance of EPAC IMP50E10 when used as multisensory analog front end to an 
A/D converter in a battery charger application was illustrated in [6]. In the mentioned 
example, some key performance parameters were reported such as: supply voltage =
5V, max signal BW = 125 kHz, max output current =  40 mA, max dynamic range =
100db and THD = −68dB. 
Due to the use of Opamp and the SC technique as shown in figure (2.1), EPAC is very 

















2.1.2 TRAC Design by Zetex 
The first commercial continuous- time FPAA was announced by Zetex in 1996[3].The 
totally reconfigurable analog circuit (TRAC) design was implemented in bipolar 
technology (log domain). The TRAC consists of 20 CABs in two rows of 10, each of 
which can be configured to implement one of six functions, namely Add, Negate, Pass, 
Log, Antilog and Rectify. Each CAB is based on Op-amp connected to internal/or 
external components to achieve the configured function. On-chip interconnections are 
local only, with the output of each cell connected to the input of the next. The inputs and 
outputs of all cells are brought off-chip to enable global routing using external 
connections and/or components. 
When the TRAC FPAA was configured to work in filter application, it was reported to 
consume 18 mW of power and work up to 12MHz. 
One of the serious drawbacks to the TRAC design is that most of the interconnections 
between CABs need to be wired externally, rather than programming them on the chip [2, 
3 and 29] 
2.1.3 IspPAC Series Designed by Lattice Semiconductor 
Lattice Semiconductor produced three types of the IspPAC series IspPAC10, 20 and 80 
which were intended for signal processing and conditioning applications. The Lattice 
structure includes four instrumentation amplifiers, DACs and Op-amp's allowing the 
IspPAC to implement amplifiers, filters, integrators or comparators, see figure (2.2). This 




The IspPC10 allows for implementation of a filter with corner frequency ranging 
from10 KHz to 250 KHz. However, In 2007 Lattice discontinued the IspPAC series of 










2.1.4 MPAA Design by Motorola 
The core cell of Motorola MPAA020 FPAA design is based on switched capacitors 
technique. It contains 20 switched capacitor (SC) cells with the Programming data held in 
SRAM in each cell. Each cell contains Op-amp, comparator and capacitors. Each core 
cell is capable of a number of primitive functions such as gain, rectification and first 
order filtering. The majority of the interconnections between cells are local, to allow a 
core cell to directly communicate with the cells adjacent, but global interconnections are 
also available. 




The MPAA020 is capable of supporting a diverse range of analogue signal processing 
functions, such as data conversion, linear signal processing, filtering and non-linear 
functions.  
The discrete time analog design, resulting from the use of switched capacitor circuits, 









2.1.5 Anadigm AN10E40 Design 
The Anadigm AN10E40 is another Switched Capacitor based design. AN10E40 is very 
similar in design to the Motorola MPAA020, but it does not have a comparator. As with 
the Motorola design, there is no onboard non-volatile memory on the AN10E40, and as a 
result configurations must be stored off-chip, and loaded into the onboard SRAM at start-
up [2 and 15]. 




2.1.6 RASP 2.8 Design 
Reconfigurable Analog Signal Processor (RASP) design is one of the most advanced 
designs in literature.  This design by Basu et al. provides a large array of 32 CABs and 
uses floating-gate transistors to implement the programmable interconnects and circuit 
elements .The CABs are of two major types, the first one has three OTAs, three floating 
capacitors, two multi-input floating gates, a voltage buffer, a transmission-gate and 
NMOS/PMOS transistor arrays .The second type of CAB has a folded Gilbert multiplier 
in addition to a wide linear range OTA [2 and 21]. This design of FPAA can achieve BW 
over 59MHz [21]. 
The commercially available FPAA’s are summarized in table (1). 
Table 1   Commercially available FPAA designs [2] 
 
Company/Author Product CAB Design Technology Application BW 
Lattice [30] IspPAC Op-Amp CMOS Signal 
processing and 
conditioning                            
250KHZ 
(IspPAC10) 
Zetex [29] TRAC BJT Op-Amp 
(Log domain) 
Bipolar General signal 
processing               
12 MHz 
Motorola [16] MPAA020 SC/Op-Amp 
and comparator 
CMOS General signal 
processing                             
200 kHz 
 














conditioning              
------------ 
 
A. Basu & C. M.  
Twigg [21, 31] 











2.2 Academically Reported FPAA Designs 
2.2.1 MOSFET Sub-threshold Design by Lee and Gulak  
Lee and Gulak developed a low-power FPAA based on MOS sub-threshold circuit 
techniques designed at transistor primitive level. Their work employed both voltage and 
current-mode circuits and was designed to implement structurally and parametrically 
reconfigurable circuits. Since their design was mainly aimed towards neural networks 
application, the designed CAB is capable of performing addition, threshold operation, 
coefficient multiplication and signal multiplication. This FPAA is designed to operate 
below 100 KHz frequencies [32]. 
The CABs of this design were built from other sub-blocks. The internal routing of the 
CAB is determined by a local 3-b shift register. Pass transistor switch networks were 
used as the active switch elements to connect the sub-blocks as shown in [11]. 
The experimental prototype is fabricated in 1.2µm CMOS technology. The linearity was 
measured to have maximum of 2% error. Since sub threshold circuit technique is used, 
the designed FPAA offers the advantage of low power dissipation [3 and 11]. On the 
other hand, the use of pass transistors in the signal path, limited the design BW due to 






2.2.2 Trans-conductor Based Design by Lee and Gulak  
A MOS trans-conductor based FPAA has been described in the literature. It consists of 
four CABs each of which has operational amplifiers and programmable capacitors. The 
connections between configurable analogue blocks are realized using MOSFET trans-
conductors. 
This FPAA was designed to implement applications in the area of analog signal 
processing in 100kHz range [32]. A fully functional prototype, fabricated in a 1.2µm 
CMOS process, was reported. The reported FPAA dissipates less than 80mW of 
power.The THD is less than −57dB at 1kHz for a 1.6V peak-to-peak output swing [3, 19, 






2.2.3 Switched Capacitor Based Design by Kutuk and Kang  
This design of an FPAA is based on voltage-mode switched capacitor techniques. It is 
designed to operate at frequencies up to 125 kHz .Each CAB in the design contains a 
lossless integrator and a lossy integrator, implemented using switched capacitor 
techniques and Op-amp’s. Both integrators are connected in looping structure which 
gives the CAB a second order nature. The interconnection network between CABs in the 




FPAA was composed of switched and un-switched capacitors. The internal structure of 
CABs and the interconnection network between them are configured by user-
programmable digital control signals. 
In [17] Simulation results were given for circuit embeddings of a third-order low-pass 
elliptic filter, a fourth-order band-pass filter, a balanced modulator and a sinusoidal 
generator [3 and 17] 
2.2.4 Switched Current Design by Researchers of Nottingham University 
A design methodology for building switched current circuits using a four phase clock is 
proposed in [18]. The switched current technique is a discrete-time current mode 
approach based on a current copier circuit, by recording the input current on the gate 
capacitance of a transistor during phase 1 and outputting a copy of that current during 
phase 2. 
In this design the set of functions to be performed by the CAB are: 
1. Current copier with programmable gain and phase. 
2. Programmable phase current comparator. 
3. Programmable output switch. 








The CAB was fabricated using 0.7µm CMOS and test results for applications of current 
control oscillator and LPF are presented [3 and 18]. 
2.2.5 Current Conveyor Based Design by Gaudet and Gulak  
Gaudet and Gulak presented a CAB for FPAA that is based on current conveyors. This 
FPAA is targeted toward applications in the video frequency range (10 MHz). The 
designed CAB consists of a second generation current conveyor (CCII) and a bank of 
programmable resistors and capacitors. The function set adopted for the CAB includes 
integration, differentiation, and amplification [20 and 32]. 
An IC test results of a 0.8µm CMOS chip containing four configurable analog blocks 
based on the CCII are presented in [20]. Frequency response shows that the −3dB points 
for various gains were measured at11 to 13MHz. The total harmonic distortion was 
measured at 2.89% for 10 kHz 0.5Vp− p input sine wave. Power dissipation was at the 












2.2.6 BJT Operational trans-conductance amplifier Design by Researchers 
of Portland University  
The research group of Portland State University presented a bipolar current-mode 
Continuous-time OTA-based Design .The architecture of this FPAA has a matrix-like 
topology that consists of current-mode processing CABs interconnected to each other 
using a two levels routing network; local and global. Each CAB is composed of control 
block, 2 summers, multiplier, integrator/amplifier and 2 limiting clipping clocks. One of 
the most important configurable blocks forming this cell is the current-mode 
integrator/amplifier configurable circuit .This CAB is based on OTA-C technique in 
which the configuration is done using biasing currents rather than switches. However, the 
capacitors used in this design are floating capacitors making the circuit subject to 
parasitic effects .This FPAA is mainly targeted toward continuous, fuzzy, and multi-
valued logic applications [4 and 32]. 
The frequency range of this FPAA is up to 10 MHz .The design works in one of two 
modes: passive-control mode and active-control mode. In the passive control mode only 
the analog blocks of the cell perform signal processing functions. The control circuit 
determines the parameters and configuration of the analog blocks, but not involved in the 
signal processing. In the active-control mode, the control circuitry additionally takes part 
















2.2.7 Configurable Analog Cell Based Design by Researchers of Texas 
University 
Another research group proposed a current-mode FPAA that consists of a modular array 
of CABs each of which includes three sub-cells: a Configurable Analog Cell (CAC), a 
Programming Register (PR), and Programming Logic (PL). The CAC is designed so that 
it can be configured to perform one of three functions: integration, amplification, or 
attenuation. The programmability for both the functionality and the parameters can be 
achieved by activating and deactivating certain branches forming the CAC itself via 
switches. 




The proposed FPAA has been designed in a 2µm orbit digital CMOS process. It has been 
demonstrated that this design can operate over almost 3 decades of frequency range 








2.2.8 OTA Based Design by Researchers from the Universities of Gdansk 
and Hertfordshire 
Another research group presented a general CAB that consists of a programmable OTA, 
programmable capacitors and MOSFET switches. Based on this CAB a universal 5x8 
CAB array has been simulated and fabricated. 
Simulations and experimental results show that filters with frequencies from several 
kHz to a few MHz can be realized based on this CAB. The fabricated array has been 
configured to realize OTA-C 60kHz and 500kHz band-pass filters [8, 22 and 32]. 




2.2.9 Current Conveyor Based Design by France Research Group 
A research group in Cimirly Lyon, France has developed a current conveyor-based FPAA 
[9, 32 and 35]. For details of this design see table (2). 
2.2.10 Transistor Level BJT Based Design by Abulmaati and Fares 
In this design a current-mode configurable analog blocks for FPAA is reported. The 
configurable blocks are capable of performing integration, differentiation, amplification, 
pass and exponential functions in addition to add and subtract functions that can be easily 
realized in current-mode circuits. This set of functions is the same as the one adopted by 
the commercially available TRAC FPAA However, the proposed CABs use transistor 
based current-mode continuous-time approach utilizing the bipolar junction-transistor 
(BJT) trans-linear principle [5 and 32]. 
In order to get the maximum possible bandwidths of these cells and for the design not to 
depend on the used device's bandwidth but on the transistor’s characteristic, these cells 
are designed on the transistor level utilizing the trans-linear Principle (TLP). In addition, 
the programmability and configurability of the blocks are achieved by digitally 
modifying the block’s biasing conditions [5 and 32]. 
Based on the designed CAB, a universal second order filter using at most four CABs has 
been simulated. The results of the five standard filter functions low pass, high pass, band 
pass, notch and all pass has been reported in [28]. The four CABs were connected in a 
string-like topology. The reported results show that HP filter was simulated at 50 MHZ 
with non-linearity error of 2% in the passband, the LP filter was simulated at 3MHZ with 




frequency of 8.7MHz with non-linearity error of 2%. The maximum upper frequency 
achieved here was in the case of the LPF realization and it was around 100 MHz [28]. 
In all the simulation results, the major limitation on the frequency is the transistor cut off 
frequency (fT), so it is expected that if a transistor with wider (fT) is used the BW will 
increase. The high BW achieved was also due to that the internal routing of the CAB is 
done via changing the bias condition of the circuit. This avoids the use of capacitor- 
and/or resistor-banks and the relatively large number of switches needed for 
programming the CABs Thus, reducing the required silicon area for integration and 














2.2.11 Multi Input Trans-linear Element Based Design by Schlottmann, 
Abramson and Hasler  
Large-scale trans-linear FPAAs can be built using floating-gate transistors as both the 
computational elements and the reconfigurable interconnect network. An FPAA built 
using multiple Inputs trans-linear Elements (MITEs), as the core computational unit, has 
been designed, fabricated in 0.35 µm CMOS, and tested. These devices have been 
programmed to implement various circuits including multipliers, squaring circuits, RMS-
to-DC converters, and filters.  
This type of FPAA is either BJT or MOS in sub threshold. Ideal trans-linear elements 
have infinite input impedance and an exponential voltage to current relationship. In 
addition, any trans-linear element can be made to have multiple inputs by simply 
applying resistive or capacitive division at the voltage input.  
In order to allow for the practical Implementation of this FPAA in a simple digital 
process, sub-threshold pFETs has been chosen to be used. This pFET has a current that is 
exponentially related to its gate voltage. Each CAB contains two of the MITE elements, a 
first-order log-domain filter, six bias current generators, six nFET mirrors, and a cascade 
– bias generator. 
The interconnection architecture of this FPAA was designed using the floating-gate 
switch matrix framework of the RASP 2.8. The RASP infrastructure incorporates a cross-
bar switch matrix for connecting the elements to one another. The connection between 
the horizontal and vertical line is controlled by a single floating-gate switch, which 




In this FPAA 18 CABs in 6x3 array has been used with 17 being MITE CABs and one 
being the I/O CAB. The layout of this FPAA was fabricated in 0.35 µm CMOS 
with Vdd = 2.4V. 
The first function tested on this design was a first-order low-pass filter. The highest 
achievable corner frequency is200 KHz. Next, a first-order high-pass filter was compiled 
onto the FPAA. The filter was built by subtracting a low-pass filtered version of the input 
from the original signal. Also, an RMS-to-DC converter was also compiled. The BW of 
the chip was measured to be 200 kHZ and the current range is from 1nA to 1uA since it 
operates at sub-threshold [1]. 
2.2.12 Trans-linear Element (TLE) Based Design by Abramson  
This design introduced a CAB that uses trans-linear elements as computational unit. The 
system uses floating-gate transistors to implement switch networks and MITEs to create 
reconfigurable trans-linear networks. The system architecture includes 3 MITEs CABs, 
1specialized CAB for implementing four quadrant and dynamic functions, and a global 
switch matrix. 
Multiple-input trans-linear elements (MITEs) were chosen as the core of the system 
blocks. The design is broken up into three core structures: global switch matrix, MITE 
Configurable Analog Blocks (CAB), and a specialized CAB. An MITE CAB consists of 
8 MITEs. Both the global switch matrix and all of the local switch matrices in the CABs 





The chip was fabricated in a 0.5µm process and several circuits were programmed onto 
the system and results were taken for each. Some of the circuits built were the squaring 
circuit, a square root function, a 2nd order trans-linear loop, square and a square root 
function and finally, a 1st-order log-domain filter.  The cut off frequency for results 
reported is less than 1 kHz [13]. 
2.2.13 Reconfigurable Trans-linear Cell Based Design by Alvarado 
This design aims to build an FPAA based on reconfigurable Trans-linear Cell (RTC) to 
be used in the application of signal processing. An Array of 5x5 CMOS RTC was 
designed .Each trans-linear cell contains a trans-linear element (TE), a programmable 
current mirror (PCM) block, programmable current sources (PCS) blocks, a 
programmable capacitor (PCAP) block, three switch matrices (SM), a configuration 
memory (REG), configuration switches and an additional MOS transistor. 
Using the RTC, some useful circuits have been generated such as a four-quadrant 
multiplier, and a fourth-Order low-pass filter tuned at different cut-off frequencies. The 


















The academically developed FPAA’s, mentioned above and other reported in the 












Table 2   Academically reported designs [32] 










Low power, limited BW, 
Neural net. app. 
[19, 33, 34] Op-Amp &programmable 






Limited linearity and 
bandwidth 
[20] CCII & programmable R’s 
and C’s.(0.8µm CMOS) 
Banks of 




Large area, video freq.app. 
[26,27] Current mode, transistor 
primitive based, Current-
mode, 2µm CMOS. 
Branch activation via 
Transistor switches 
 
10 MHz Operates in saturation. 
[8, 22] programmable OTA & 
capacitors (2µm CMOS 
strong inversion) 
Programmable 
capacitors & MOS 
switches 




[9] CCII based approach Tunable resistors & 
capacitors. 








125 kHz Limited BW, used in 
signal processing 
[4] Transistor based current 
mode & OTA-C 
Programmable 
biasing current 
10MHz Cont, fuzzy, and multi-
valued logic app. Floating 
C’s causing parasitic. 
[18] discrete-time switched 









100 MHz in 
BPF 
Used in universal filter 
application. 




200 kHz LPF,HPF and RMS to DC 
converter 
[13] MITE approach Floating gate 
transistors. 
1 kHz Squaring, square root and 
1st order filter circuits 
used. 
[14, 25] Trans-linear element (TLE) MOS switch 7 MHz Signal processing. 
[7, 23] CFOA, programmable R’s 
& C’s (0.35µm ) 
MOS pass transistor 
switch. 
11.3 MHZ signal processing and 
filtering 
[15] 17cells of Gm-C digitally 
tuned, in hexagonal shape. 
  
Switchable unit-trans-
conductors by digital 
input. 
200 MHz HF filters, high power 
consumption (1 W at 1.5 
V) 
[12] Floating gate transistors 
(more than 50,000 ones). 
Floating gate 
transistor. 
5 MHz for 
LPF 
Signal processing, Each 
CAB has various sub-
circuit, 
  
[10] Voltage mode  Digitally 
Programmable CCII FPAA 
(90nm CMOS) 
Direct wiring  11.6 MHz FPAA seven CAB’s 





3 CHAPTER 3 
PROPOSED CAB DESIGN 
This chapter explains the proposed architecture of a single CAB which is based on 
current mode MOSFET transistors in strong inversion. Programmability of the CAB 
function and tunability of some parameters are done by modifying the circuit bias 
condition in addition to the use of switches in some portions. 
The adopted mathematical functions each CAB is capable to perform are: Addition, 
Subtraction, Pass, Integration, Multiplication and Division. 
The design of the configurable analog block consists of: 
• Three functional cells. 
• Biasing - programming circuits and switches. 
• Supplementary circuits such as current mirrors and tuning circuits. 
Each of these parts will be explained in the coming sections. The simulation results are 
obtained using Tanner EDA Tools v13.0 with level 49 model parameters (BSIM3) in 
0.35µ𝑚𝑚 standard CMOS technology. 
3.1 Functional Cells Design 
The functional cells design is based on transistor level. There are no readymade active 




maximum possible bandwidth of the CAB and for the design not to depend on the used 
device's bandwidth but on the transistor’s characteristics.  These functional cells are:  
• Addition and subtraction cell (A/S cell) 
• Integration cell (INT cell) 
• Multiplication/division cell (M/D cell) 
The (A/S) cell can perform pass, addition or subtraction while the (INT) cell can perform 
either pass or integration. The (M/D) cell can perform pass or multiplication/division. 
3.1.1 Addition and Subtraction – (A/S) Cell 
Since current mode is adopted in the design, addition and subtraction circuits can be done 
rather easy. However, this circuit is programmable so it can function as adder, subtractor 
or pass based on user's requirements. In addition, it avoids using switches in the signal 
path while selecting a function. Rather, based on user's digital bits, activation and 
deactivation of certain biasing branches in the circuit is done which selects the function 
required. As a result the cell will definitely involve more circuitry compared with simple 
addition and subtraction current mode circuits. The circuit in figure (3.1) represents the 
cell. It consists of biasing current sources and cascade current mirrors. Biasing currents 





Table 3   Programming addition/subtraction cell using biasing currents 
Function 𝐼𝐼𝑠𝑠1 𝐼𝐼𝑠𝑠2 𝐼𝐼𝑠𝑠3 𝐼𝐼𝑎𝑎1 𝐼𝐼𝑎𝑎2 𝐼𝐼𝑎𝑎3 
Pass(𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 = 𝐼𝐼𝑥𝑥 ) OFF OFF OFF OFF OFF OFF 
Addition(𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 = 𝐼𝐼𝑥𝑥 + 𝐼𝐼𝑦𝑦) OFF OFF OFF ON ON ON 










Setting Is1 −  Is3 and Ia1 −  Ia3 off, will cause zero current flowing from the circuit into 
Ix  node resulting to pass it through Iout .The Addition case is achieved by setting Is1 −  Is3 
to zero in order to ensure that no current is flowing from the drain of NMOSs6 to the 
output node. At the same time, Ia1 −  Ia3 are kept ON to deliver a copy of Iy to Ix  node.  




In the subtraction case, an inverted copy of Iy  is delivered to Ix  node while no current is 
flowing from the drain of NMOSs6 to the output node. Since one of three operations can 
be selected, two binary bits from the user are needed to define the required function. 
In order to make the circuit in figure (3.1) suitable for use in the CAB, the biasing 
currents have to be programmable (ON or OFF) in order to determine the state of the 
circuit (Addition, subtraction or pass). This feature will be integrated in the circuit in 
section 3.2 of this report. 
Simulation results of the circuit are reported in this section. These results are obtained at 
the following circuit parameters: transistors aspect ratioW L� =
5µ
0.5µ� , all biasing 
currents= 20µA  or 0µA ,Vdd  & Vss = ±1.5V, RLoad = 1kΩ. 
Figures (3.2-3.4) show the DC transfer characteristic of the cell when configured as 
adder, subtractor and pass respectively. The reported linearity errors in the three cases are 
0.065% for addition, 0.075% for subtraction and almost  0% for pass. The power 
consumption in each case is 170µW, 170µW and 84µW respectively. 
Figure (3.5) show the two inputs to the cell as sinusoidal wave forms. Input Ix  has 
amplitude of 10µA and frequency 1MHz while Iy  has amplitude of 4µA and 
frequency1MHz. The resulting output is shown in figure (3.6) for the three functions. 
Figure (3.7) show the magnitude and phase frequency characteristic of the circuit for the 






















Figure  3.2 Addition DC transfer characteristic for A/S cell 





















Figure  3.4 Pass DC transfer characteristic for A/S cell 





















Figure  3.6 Transient response of A/S cell for addition, subtraction and pass 




3.1.2 Integration – (INT) Cell 
Switchless current mode integrators are highly recommended because the extensive use 
of switches and capacitors can severely degrade the frequency response of the circuit 
[32]. Several continuous time current mode integrators have been reported in the 
literature. One very attractive companding integrator for high frequency application is the 
one presented in [36]. However, its biggest disadvantage is that it is based on BJT 
transistors. Transistor level based strong inversion CMOS integrators found in the 
literature are mainly two types: square root domain companding integrators and current 
mirrors gm-C integrators. 
The MOSFET companding integrators exploit the MOSFET trans-linear principles for 
compression and its square law characteristic for expansion. The square root domain 
companding integrator reported in [37] consists of two trans-linear blocks which are a 
square rooter and a multiplier divider in addition to some current mirrors. 
The integrator presented in [38] is very similar in its idea to the one in [37], but it is using 
different geometric mean cell and two multiplier/divider cells instead of one. This design 
is immune to body effect in addition to the advantages of companding circuits. 
Both integrators [37 and 38] have the advantage of large dynamic range, however, they 
are quite complex and their frequency performance is not investigated. Integrator [39] 
consists of two dividing circuits and one square root circuit. It also suffers from the 
complexity issue. 
Current mirror Gm − C integrators and their based filters are also common in the 




MOSFET trans-conductance and an additional capacitance. Almost all the mentioned 
circuits are realized by cascading two inverting current mirrors (amplifiers) with the 
output of the second stage fed back to the first stage. The additional capacitance is placed 
in parallel with the input node in order for the circuit to realize a Gm − C block. These 
integrators can operate at relatively high frequency as in [43, 45 and 46]. In addition, 
fully differential version or inverting version can be easily made as in [42 and 43]. 
Moreover, they are capable of operation at low voltage and consumption of low power 
[42, 43, 45 and 47]. 
Due to the above advantages, current mirror based Gm − C integrator is adopted, namely 
the one reported in [43]. The circuit proposed in [43] in its present form is not ready to be 
used in the integrator cell since it is not programmable or tunable. In addition, its starting 
frequency of operation is high (100 kHz) and needs to be extended lower than 100 kHz.  
Figure (3.8) shows a slightly modified version of the inverting lossless integrator reported 
in [43]. The circuit in figure (3.8) and the circuit reported in [43] have the same structure 
but they differ in the value of the biasing current. This circuit consists mainly of two 
simple current mirrors, biasing currents and a capacitor C_1. The first current mirror is 
composed of transistors M1& 𝑀𝑀2   while the second current mirror is composed 
of M3 & 𝑀𝑀4  . The small signal model of the circuit without the output conductance is 
























Figure  3.8 Inverting lossless integrator [43] 




Based on this small signal model: 
Iin = gm _2 ∗ VA +  �gm _3 + SC_1� ∗ VB                                                                          (3.1)                                                               
If = gm_1 ∗ VA                                                                                                                  (3.2) 
If = −gm _4 ∗ VB                                                                                                               (3.3) 
Assuming that gm_1 = gm _2 and gm_3 = gm _4, substitution of equation (3.2 and 3.3) into 
equation (3.1) results in: 
Iin = gm _2 ∗
If
gm _1
+  �gm _3 + SC_1� ∗ (−
If
gm _4
)                                                              (3.4)   
If = �
−gm_3
SC_1� � ∗ Iin                                                                                                (3.5) 
Since If = Iout , then:  
Iout
Iin
= −gm _3 SC_1� =
−A
S�                                                                      (3.6)               
Equation (3.6) represents the transfer function of an inverting type lossless integrator. 
The integrator unity gin frequency is determined by (A = ω = gm C� )  this factor depends 
on MOSFET trans-conductance which is: 
gm = �2 ∗ µo ∗ Cox ∗ W L� ∗ Ic                                                                                      (3.7) 
Where µo is the electron mobility, Cox  is the capacitance per unit area of the gate oxide, 
W
L�  is the transistor aspect ratio and Ic  is the biasing current. This means that tuning of 




The control of the integrator unity gain frequency will be the key to have control over the 
cut off frequency of a filter. 
In order to make the circuit in figure (3.8) suitable for use in the CAB, all biasing 
currents Ic1 − Ic5 have to be programmable (ON or OFF) in order to determine the state 
of the integrator (ON or OFF), and tunable (vary in values) in order to determine the 
value of parameter (A) based on user's decision. These features will be integrated in the 
circuit in section 3.2 and 3.3 of this report. 
Simulation results of the circuit in figure (3.8) are reported in this section. These results 
are obtained at the following circuit parameters: transistors aspect ratio  W L� =
10µ
1µ�  , 
all biasing currents Ic1 − Ic5 = 20µA , Vdd  & Vss = ±1.5V, Capacitor C1 = 100pF, 
 RLoad = 1kΩ. 
The power consumption of the circuit is around 87 µW. Figure (3.10) shows the phase 
and magnitude frequency response of the integrator which indicate that it can work well 
starting from 20 kHz up to the range of few GHz.However, the phase response deviate at 
the start and end of the frequency range creating some phase error. Figure (3.11) shows 
the transient response of the integrator when injected with an input current of amplitude  
























Figure  3.10 Integrator frequency response 




The aimed integration cell is capable of performing either integration or pass of the input 
current. Therefore, in order to form the complete integration cell, the integration circuit 
will be occupied with a bypass switch at the input node in addition to the controllable 
biasing currents. 
3.1.3 Multiplication/Division – (M/D) Cell 
 The multiplication/Division functions are very fundamental in analog signal processing. 
Therefore, a multiplier circuit constitutes a basic block in many applications such as 
modulation, demodulation, rectification, amplification and automatic gain controlling. 
This justifies the growing interest in developing this circuit proven by the large number 
of publications in this area, see references [48-58]. 
Most of the reported current mode continuous time multipliers fall in different category 
of circuits such as : trans-linear principle of MOSFET in sub-threshold or in saturation 
[48,49,53-56], square root and squarer circuits based on square low of MOSFET in 
saturation [57] and class AB circuits [50,58]. The different designs depend on the basic 
principle of design which is the square-difference identity in most publications. As a 
result, a squarer cell and a subtractor cell are found in many designs of multiplier circuits. 
The design reported in [49] uses a quite simple architecture, but it requires large power 
supply of ±3V which will make its power consumption very high. In addition, the 
achieved BW is relatively small(10.7MHz). This multipier is used in very attractive and 
non-traditional application which is a phase detector. The multiplier reported in [50] is 
class AB and based on MOSFET dual translinear loops in addition to current mirrors. 
The interesting point about this multiplier is that it can be used as current multiplier, 




is that it could not achieve a BW higher than 19MHz . Another interesting multiplier is 
reported in [51]. It is based on MOSFET square low characteristic. Even though, this 
multiplier achieves a bit higher BW than [49 and 50], it requires large power supply of 
+5Vwhich results in high power consumption(930µW). 
Recently, a multiplier/divider circuit with acceptable features is reported in [48] and 
shown in figure (3.12). This circuit is based on dual trans-linear loops of MOSFET 
transistors operating in saturation. It is reported to achieve  BW of 41.8MHZ and power 
consumption of 340µW. However, the circuit needs some modifications in order to be 
suitable for use in the CAB. Its achieved BW will be enhanced to a value larger than what 
is reported. In addition, one of its nodes is an input and output node at the same time 
which creates a conflict of interest, so this problem needs to be solved. Additionally, in 
different section of this report, switching capability will be added to the circuit via  











Figure (3.13) represent the basic circuit structure of the proposed multiplication/division 

















Figure  3.13 Proposed basic multiplier/divider Circuit 




The trans-linear loop consists of transistors  N_1, N_2, P_1& 𝑃𝑃_2 ; all are biased in 
saturation region. The relationship between the drain current (IDS  ) and the gate to source 
voltage (VGS ) of a transistor operating in saturation is given by: 
IDS = K(VGS −  Vth )2(1 + 𝜆𝜆VDS )                                                                                   (3.8)                 
Assuming that the effect of 𝜆𝜆 is negligible: 
 VGS = Vth + �
IDS
K
                                                                                                           (3.9) 
Where Vth  is the threshold voltage, K = 0.5µoCox (
W
L
) is the trans-conductance parameter 
of the transistor, µo  is electron mobility, Cox  is the oxide gate capacitor, 
W
L
 is the 
transistor aspect ratio, 𝜆𝜆 is the channel length modulation parameter and VDS  is the drain 
to source voltage . By using KVL in the trans-linear loop gives: 
VGS (P_1) + VGS (N_1) = VGS (P_2) + VGS (N_2)                                                                    (3.10) 
Assuming the four transistors are matched and biased in saturation, and considering that               
IDS (N_2) = IDS (P_2) = Ib                                                                                                 (3.11) 
Where Ib  is the bias current, then combining equation (3.9) and (3.10) yields: 
�IDS (P1) + �IDS (N1) = �IDS (P2) + �IDS (N2)                                                               (3.12) 





In order to find the relation between Iin  & Iout , KCL equations at the source and at the 
drain of transistor N_1 will be written: 
IDS (N1) = Iin +  Iout                                                                                                       (3.14) 
IDS (P1) = Iout − Iin                                                                                                        (3.15) 
Now, by substituting (3.14) & (3.15) into (3.13) and squaring both sides: 
4Ib = (Iin +  Iout ) + (Iout − Iin ) + 2�Iout 2 − Iin 2                                                    (3.16) 
4Ib − 2Iout = 2�Iout 2 − Iin 2                                                                                      (3.17) 
16Ib 2 − 16IBIout + 4Iout 2 = 4(Iout 2 − Iin 2)                                                              (3.18) 





+ Ib                                                                                                               (3.19) 
It is clear from equation (3.19) that the circuit in figure (1.14) represents a current squarer 
function. This squarer cell will be the basic building block in the analog 
multiplier/divider. The principle of operation of the designed multiplier is based on the 
following square difference identity: 





The proposed multiplier/divider in figure (3.13) contains two squaring cells and current 
mirrors. Transistors N_1, N_2, P_1& 𝑃𝑃_2 constitute the first squarer with input (Ix + Iy ). 




+ Ib1                                                                                                    (3.21) 
The other squarer is composed of transistors  N_3, N_4, P_3& P_4 with input (Ix − Iy ). 




+ Ib2                                                                                                    (3.22) 
The resulting output (Iout ) of the multiplier is the subtraction of Iout 1 and the mirror of 
Iout 2 through transistors N_M1 to N_M4 : 







− Ib2                                                                            (3.24) 











From equation (3.25) it is obvious that the proposed circuit functions as multiplication of 
two signals (Ix& Iy) and division by (Ib ) .Since the input output relation of this multiplier 
involves Ib  in the denominator, the circuit can be used as a divider. By keeping the 
current Ix  �or Iy� constant, the output current will be proportional to Ix/Ib  (or Iy/Ib ) and 
thus a divider function is obtained. However, care must be taken since (Ib ) is the biasing 
current, it can be varied only to limited extent. 
One advantage of this circuit over the one reported in [48], is that it can operate at higher 
frequencies due to the reduction of the parasitic capacitance generated by the cascade 
current mirror used. Another addition to this circuit is that the output node is distinct from 
the input nodes. The circuit reported in [48] has the node (Ix − Iy), high impedance node 
(2 ∗ r°(N _4)) as both input and output node at the same time. However, in the proposed 
circuit of figure (3.13) the two nodes are separated so that the input node for (Ix − Iy ) is 











Approximate impedances at all concerned nodes are listed below: 
• Input impedance at (Ix + Iy) node: 
1
gm (P _M 1)




gm (P _m 1)
                                                  (3.26) 






r°(N _1)∗gm (P _M 1)
�] ≈ 1
2g m (P _1)
                                                       (3.27) 
• Input Impedance at (Ix − Iy ) node: 
1
gm (P _M 3)




gm (P _M 3)
                                                 (3.28) 






r°(N _4)∗gm (P _M 3)
�] ≈ 1
2gm (P _4)
                                                       (3.29) 
• Output impedance at (Iout ) node: 
r°(P _M 2)//[r°(N _M 4) �1 + gm(N _M 4)r°(N _M 2)�] ≈ r°(P _M 2)                                                     (3.30) 
 
Where in all above equations r°x  and gm x   are the output resistance and trans-





Simulation of the proposed multiplier/divider is carried out based on the following circuit 
parameters: VDD  & VSS = ±1.5 V, bias current Ib = 10µA , the output port is connected to 
a load resistance  RLoad = 1kΩ. The aspect ratio of transistors used is presented in table 
(4). 
Table 4   Transistors aspect ratio of the proposed multiplier/divider 
Device N_1 to N_4 N_M1 to N_M4 P_M1 to P_M4 P_1 to P_4 
W/L(µ/µ) 1/0.6 1.7/0.5 2.02/1 2.23/0.4 
 
Figure (3.15) shows the DC transfer characteristic of the proposed multiplier/divider 
when both inputs (Ix  & Iy) are varied between −10µA & 10µ𝐴𝐴. The results from the 
figure agree well with the theory. It shows that the circuit operates correctly as a four 
quadrant multiplier. The Linearity error of the proposed circuit is around 1.6% and the 
power consumption is about 158 µW. 
Figure (3.16) shows the transient operation of the multiplier having both inputs (Ix  & Iy ) 
as sinusoidal signals at 1MHz with two differet amplitudes.  
The frequency response of the proposed multiplier/divider is presented in figure (3.17). 
The −3dB bandwidth of the circuit is about 440MHz. This high bandwidth achieved by 
the circuit is due to the reduction of high values of parasitic capacitance generated by the 
cascade mirror in the circuit of figure (3.12).  
The use of the circuit as a divider of two currents is shown in figure (3.18) in which 






















Figure  3.15 DC transfer characteristic of the proposed multiplier/divider 





















Figure  3.17 Frequency response of the proposed multiplier/divider 
Figure  3.18 DC characteristic of the proposed multiplier working as a divider, 




Comparison of the key performance parameters between the proposed multiplier/divider 
and previously reported works is shown in table (5).It is clear that the proposed circuit is 
better in many aspects such as bandwidth and power consumption and area. 
Table 5   Comparison between proposed multiplier/divider and previous works 
Features Proposed Ref.[48] Ref.[49] Ref.[50] Ref.[51] 
Power Supply  ±1.5 V +3.3 V ±3V ±1.5 V + 5V 
Linearity Error 1.6% 1.1% - 1.2% 1.22% 
Bandwidth  440 MHz 41.8 MHz 10.7 MHz 19 MHz 22.4 MHz 
Power 
C i  
158 µW 340 µW - 460  µW 930  µW 
Technology 0.35 µm 0.35µm 2 µm 0.5 µm 2 µm 
Approximate Area 
(𝑮𝑮𝑮𝑮𝟐𝟐) 
0.0054  - 0.57 0.161 0.144 
 
Since the proposed circuit is designed to work as four quadrant multiplier of two inputs 
Ix  & Iy   following this equation:  Iout =
Ix Iy
Ib
  where Ib  is the biasing current. From the 
equation, it is clear that switching either of the two inputs off will result in zero output. 
On the other hand switching the bias current off will not do this job. Therefore, for a 
complete multiplier/divider cell to be designed, this circuit is controlled either to be a 






3.2 Biasing – Programming Sources and Switches 
In most of the reported CAB designs, the programmability and tunability were achieved 
using banks of programmable resistors, capacitors and switches resulting in limited 
bandwidth and large silicon area [5]. Other reported designs use floating gate transistors. 
However, their main drawback is that they do not use the standard CMOS process. To 
avoid using programmable resistors, capacitors, switches, and FG transistors, the method 
of digitally modifying the biasing currents which does not degrade the signal frequency is 
used. Sometimes it is also required to use switches, so, their use is restricted to certain 
places.  
The biasing sources of the circuits in figure (3.1) and (3.8) have to be controllable by 
digital bits, such that they are either ON (at 20𝜇𝜇𝐴𝐴) or OFF (𝑎𝑎𝑜𝑜 0𝜇𝜇𝐴𝐴). A possible 
realization of such current sources is reported in [32 and 59].  
3.2.1 Biasing and Programming of Adder-Subtractor Circuit 
The circuit in figure (3.19) is the one used in reference [32] for biasing and programming. 
A slightly modified circuit, from the one presented in [32], to fit our needs is shown in 
figure (3.20). This circuit is used to bias the adder-subtractor circuit previously shown in 
figure (3.1). This circuit generates three equal copies of current 𝐼𝐼𝑠𝑠1 = 𝐼𝐼𝑠𝑠2 = 𝐼𝐼𝑠𝑠3 =  20𝜇𝜇𝐴𝐴. 
The value of this current depends on the voltage difference between the gate and the 
source of transistor 𝑃𝑃_𝑐𝑐. The gate of this transistor controls the output currents and make 
them either ON or OFF via  𝑆𝑆_𝑆𝑆𝑜𝑜𝑆𝑆. This signal (𝑆𝑆_𝑆𝑆𝑜𝑜𝑆𝑆) is part of the control word of the 
CAB, as it can control the addition operation, and it should be coming from the output of 




adjusted to assure that the currents 𝐼𝐼𝑠𝑠1 − 𝐼𝐼𝑠𝑠3 are always at 20𝜇𝜇𝐴𝐴 in the ON state. The 
generated current is mirrored through transistors 𝑁𝑁 − 1 𝑜𝑜𝑜𝑜 𝑁𝑁 − 4 𝑎𝑎𝑎𝑎𝑎𝑎 𝑃𝑃 − 1 𝑜𝑜𝑜𝑜 𝑃𝑃 − 8 in 
order to generate the required copies. These three copies are used to bias the three 
subtraction branches in the circuit of figure (3.1). The circuit in figure (3.21) is the same 
as the one presented in figure (3.20), except that the input at the gate of transistor 𝑃𝑃 − 𝑐𝑐 is 
𝑆𝑆_𝐴𝐴𝑎𝑎𝑎𝑎𝐴𝐴𝑉𝑉 since it is to be used to bias the addition branches of circuit (3.1). The transistor 
aspect ratio of figure (3.20) used are 2𝜇𝜇 1𝜇𝜇�  for transistor 𝑃𝑃 − 𝑐𝑐, 
5𝜇𝜇
1𝜇𝜇�  for 
































Figure  3.20 Biasing-programming circuit for subtraction 




3.2.2 Biasing and Programming of Integrator Circuit 
Figure (3.22) shows a circuit used in biasing the integrator circuit of figure (3.8) similar 
to the one presented in figure (3.20). This biasing circuit generates five equal 
copies 𝐼𝐼𝑐𝑐1 = 𝐼𝐼𝑐𝑐2 = 𝐼𝐼𝑐𝑐3 = 𝐼𝐼𝑐𝑐4 = 𝐼𝐼𝑐𝑐5 = 20𝜇𝜇𝐴𝐴. The gate of transistor 𝑃𝑃 − 𝑐𝑐 is controlled by 
𝑆𝑆𝑆𝑆_𝐼𝐼 which controls the currents 𝐼𝐼𝑐𝑐1 − 𝐼𝐼𝑐𝑐5 and makes them either ON or OFF which in 
turns controls the integrator circuit. 𝑆𝑆𝑆𝑆_𝐼𝐼 is the complement of 𝑆𝑆_𝐼𝐼 which is part of the 
control word bits. 𝑆𝑆𝑆𝑆_𝐼𝐼 should be coming from a D-latch to the gate of  𝑃𝑃 − 𝑐𝑐. The aspect 















3.2.3 Biasing of Multiplier/Divider Circuit 
Figure (3.23) presents the biasing circuit utilized to bias the proposed multiplier/divider 
of figure (3.13). It generates two biasing currents 𝐼𝐼𝑆𝑆1 = 𝐼𝐼𝑆𝑆2 =  10𝜇𝜇𝐴𝐴. It functions in 
similar way to the circuit in figure (3.20) except that transistor 𝑃𝑃_𝑐𝑐 is removed since 
control over these biasing currents is not needed in the multiplier/divider. This is because 
switching off the biasing current will not help in making the multiplier/divider in its OFF 
state since it is in the denominator of (Iout =
Ix∗Iy
Ib
). The transistors aspect ratio used in 
figure (3.23) is 1𝜇𝜇 1𝜇𝜇�  for N-1 to N-4 and 
20𝜇𝜇
















3.2.4 Programming Switches 
In addition to the controllable bias currents and their use in configuring the CAB 
function, switches are also used but to a limited extent. Two types of switches are use: 
bypass switch and blocking switch. Figure (3.24) shows the bypass switch used at the 
input of the integrator. Its function is either to allow the input to enter the integrator 
through transistor 𝑁𝑁_𝐵𝐵 or to bypass it to the integrator output, when it is in the OFF state, 
through transistor 𝑁𝑁_𝐴𝐴. This operation is determined by the control bit 𝑆𝑆_𝐼𝐼 and its 
complement. Aspect ratio of the transistors used is 5𝜇𝜇 1𝜇𝜇 �  for 𝑁𝑁_𝐵𝐵 and 
12𝜇𝜇
0.5𝜇𝜇 �  
for 𝑁𝑁_𝐴𝐴. Similar bypass transistor are also used at the input ( 𝐼𝐼𝑥𝑥 ) of the multiplier/divider. 
Its function is determined by the control bit 𝑆𝑆_𝑀𝑀 and its complement as shown in figure 
(3.25). Aspect ratio of the transistors used is: 3𝜇𝜇 1𝜇𝜇 � 𝑓𝑓𝑜𝑜𝑉𝑉 𝑁𝑁_𝐵𝐵 and 
10𝜇𝜇
0.5𝜇𝜇 � 𝑓𝑓𝑜𝑜𝑉𝑉 𝑁𝑁_𝐴𝐴 . 
The blocking switch in figure (3.26) is used at the output of the multiplier/divider. It 
allows the output current only in one direction (out of the multiplier). So, it is either to 
bypass any current from the multiplier/divider to ground through 𝑁𝑁_𝐵𝐵 or it allows it to 
the next stage if it is in the ON state. As a result, currents entering the multiplier/divider 
at the output from any stage are not allowed. Aspect ratio of the transistors used is 
2.5𝜇𝜇
1𝜇𝜇 � 𝑓𝑓𝑜𝑜𝑉𝑉 𝑁𝑁_𝐵𝐵 and 
10𝜇𝜇
























Figure  3.24 Bypass switch for the integrator 
Figure  3.25 Bypass switch for the multiplier/divider 




From the above programming currents and switches, part of the control word of the CAB 
can be determined. The programming of the CAB consists of four digits which are 
responsible for selecting the function to be achieved. These four digits, as per table (6), 
are sufficient to cover all the functions. Table (6) shows part of the control word (bits) 
which can select the mode of operation of the CAB.  










0 0 1 1 Pass 
0 0 1 0 Addition 
0 0 0 1 Subtraction 
0 1 1 1 Integration 









3.3 Supplementary Circuits 
In order to facilitate the investigation of the performance of the CAB when configured 
into an FPAA, some additional circuits need to be built such as current mirrors and 
digitally programmable tuning currents. 
3.3.1 Digitally Programmable Tuning Currents 
In order for the integrator circuit tunability of parameters to be achieved, the digitally 
programmable currents in figure (3.27) and figure (3.28) are used [32]. The circuit in 
figure (3.27) is used for biasing current coarse tuning. It consists of the digitally 
programmable currents generated by transistors 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1−  𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_7 and the current 
mirrors realized by transistors 𝑁𝑁_1 −𝑁𝑁_4 𝑎𝑎𝑎𝑎𝑎𝑎 𝑃𝑃_1 − 𝑃𝑃_12. The 𝑊𝑊 𝐿𝐿�  of transistors  
𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1−  𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_7 are all the same and all are working in saturation. The generated 
current originates from three units; each is responsible of generating current component 
proportional to the number of MOSFETs forming it. These three units are:𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1 
generating current 𝐼𝐼𝑜𝑜 , 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_2 & 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_3 generating current 𝐼𝐼1and 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_4 − 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_7 
generating current 𝐼𝐼2. The gates of each unit are connected to three signals 𝐷𝐷0,𝐷𝐷1 𝑎𝑎𝑎𝑎𝑎𝑎 𝐷𝐷2 
respectively. These signals represent data bits which are part of the control word of the 
CAB. The sources of all thee seven transistors are connected to a reference voltage 
𝑉𝑉𝑐𝑐𝑜𝑜𝑉𝑉𝑉𝑉_𝑖𝑖_𝑐𝑐𝑜𝑜 which is adjusted to avalue of 875𝑚𝑚𝑉𝑉 in order to make the value of 𝐼𝐼𝑜𝑜 =
10𝜇𝜇𝐴𝐴. It should be noted that 𝐼𝐼2 = 2𝐼𝐼1 = 4𝐼𝐼𝑜𝑜 . So, based on the values of 𝐷𝐷𝑃𝑃 − 𝐷𝐷2, the 
coarse tuning circuit can generate a current ranging from 0𝜇𝜇𝐴𝐴 𝑜𝑜𝑜𝑜 70𝜇𝜇𝐴𝐴 in increment 
of 10𝜇𝜇𝐴𝐴. In addition, this circuit can be extended to generate higher values of current if 




𝐼𝐼𝑐𝑐𝑜𝑜 _1 𝑜𝑜𝑜𝑜 𝐼𝐼𝑐𝑐𝑜𝑜_5 which are added to the integrator biasing. The aspect ratios are presented in 
table (7). 
Table 7   Transistors aspect ratio for integrator coarse tuning circuit 
Transistor 𝑊𝑊 𝐿𝐿 
𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1 𝑜𝑜𝑜𝑜 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_7 1𝜇𝜇 5𝜇𝜇 












Figure (3.28) circuit is used as fine tuning for the integrator biasing. The three signals 
controlling the generated current are: 𝐷𝐷3,𝐷𝐷4 𝑎𝑎𝑎𝑎𝑎𝑎 𝐷𝐷5  which also depend on digital bits 




from the control word. The reference voltage 𝑉𝑉𝑐𝑐𝑜𝑜𝑉𝑉𝑉𝑉_𝑖𝑖_𝑓𝑓𝑜𝑜 is adjusted to a value of 
670𝑚𝑚𝑉𝑉 in order to mak the current generated by 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1, 𝐼𝐼3 = 1𝜇𝜇𝐴𝐴. So, based on the 
values of 𝐷𝐷3 − 𝐷𝐷5, the fine tuning circuit can generate a current ranging from 
0𝜇𝜇𝐴𝐴 𝑜𝑜𝑜𝑜 7𝜇𝜇𝐴𝐴 in increment of 1𝜇𝜇𝐴𝐴. The required five copies are generated𝐼𝐼𝑓𝑓𝑜𝑜_1 𝑜𝑜𝑜𝑜 𝐼𝐼𝑓𝑓𝑜𝑜 _5 . 
The aspect ratios used are shown in table (8).  
Table 8   Transistors aspect ratio for integrator fine tuning circuit 
Transistor 𝑊𝑊 𝐿𝐿 
𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1 𝑜𝑜𝑜𝑜 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_7 0.5𝜇𝜇 20𝜇𝜇 














The circuit in figure (3.29) is used to demonstrate multiplier/divider tunability of the bias 
current 𝐼𝐼𝑆𝑆 . The circuit functions in the same way as the one used for the integrator. The 
three signals controlling the generated current are: 𝐷𝐷6,𝐷𝐷7 𝑎𝑎𝑎𝑎𝑎𝑎 𝐷𝐷8  which also depend on 
digital bits from the control word. The reference voltage 𝑉𝑉𝑐𝑐𝑜𝑜𝑉𝑉𝑉𝑉_𝑚𝑚𝑜𝑜 is adjusted to a value 
of 268𝑚𝑚𝑉𝑉 in order to mak the current generated by 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1, 𝐼𝐼6 = 0.5𝜇𝜇𝐴𝐴. So, based on 
the values of 𝐷𝐷6 −𝐷𝐷8, the tuning circuit can generate a current ranging from 
0𝜇𝜇𝐴𝐴 𝑜𝑜𝑜𝑜 3.5𝜇𝜇𝐴𝐴 in increment of 0.5𝜇𝜇𝐴𝐴. The required two copies are generated  𝐼𝐼𝑆𝑆1_𝑜𝑜  & 𝐼𝐼𝑆𝑆2_𝑜𝑜 . 
The aspect ratios used are shown in table (9). 
Table 9   Transistors aspect ratio of M/D tuning circuit 
Transistor 𝑊𝑊 𝐿𝐿 
𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1 𝑜𝑜𝑜𝑜 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_7 0.5𝜇𝜇 20𝜇𝜇 
𝑁𝑁_1 𝑜𝑜𝑜𝑜 𝑁𝑁_4 10𝜇𝜇 0.5𝜇𝜇 














3.3.2 Current Mirrors 
The other supplementary circuits required for the sake of CAB operation are the current 
mirrors. Several current mirrors are built and the method used in all of them is the simple 
cascode mirrors. Figure (3.30) shows the current mirror circuit used to generate two equal 
copies of the input signal 𝐼𝐼_𝑦𝑦. Transistors 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_1 to 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_4 and 𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_1 to 𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_4 
create an inverted copy of 𝐼𝐼_𝑦𝑦 which is fed into the rest of the circuit to create 
𝐼𝐼_𝑦𝑦_𝐴𝐴𝑆𝑆 𝑎𝑎𝑎𝑎𝑎𝑎 𝐼𝐼_𝑦𝑦_𝑀𝑀 directed outward. One of these two copies (𝐼𝐼_𝑦𝑦_𝐴𝐴𝑆𝑆) is used as an 
input to the adder-subtractor, while the other copy  (𝐼𝐼_𝑦𝑦_𝑀𝑀) is used as an input to the 
multiplier/divider. The aspect ratios of the transistors are: 6𝜇𝜇 0.5𝜇𝜇�  for all PMOS and 
3𝜇𝜇













The circuit in figure (3.31) is used to produce the required four copies of the input  𝐼𝐼𝑥𝑥  to 
be used in the multiplier/divider. These copies are as follows: 
• 𝐼𝐼_2𝑥𝑥_1 = 2 ∗ 𝐼𝐼𝑥𝑥  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑖𝑖𝑎𝑎𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼_2𝑥𝑥_2 = 2 ∗ 𝐼𝐼𝑥𝑥  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑖𝑖𝑎𝑎𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼_𝑥𝑥_1 = 𝐼𝐼𝑥𝑥  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑜𝑜𝑜𝑜𝑜𝑜𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼_𝑥𝑥_2 = 𝐼𝐼𝑥𝑥  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑜𝑜𝑜𝑜𝑜𝑜𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
The aspect ratios of the transistors are: 6𝜇𝜇 0.5𝜇𝜇�  for all PMOS and 
3𝜇𝜇
0.5𝜇𝜇�  for all 
NMOS.  All the transistors are assigned a multiplicity of 𝑀𝑀 = 1 except transistors 
𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_2,𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_4,𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_5,𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_6 and 𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_2,𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_4,𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_5,𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_6 













The mirror in figure (3.32) is the same as the circuit in figure (3.31) but with different 
multiplicities assigned. It is used to create the required four copies of the input  𝐼𝐼𝑦𝑦  to be 
used in the multiplier/divider. These copies are as follows: 
• 𝐼𝐼_2𝑦𝑦_1 = 2 ∗ 𝐼𝐼𝑦𝑦  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑖𝑖𝑎𝑎𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼_𝑦𝑦_1 = 𝐼𝐼𝑦𝑦  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑖𝑖𝑎𝑎𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼_2𝑦𝑦_2 = 2 ∗ 𝐼𝐼𝑦𝑦  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑜𝑜𝑜𝑜𝑜𝑜𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼_𝑦𝑦_2 = 𝐼𝐼𝑦𝑦  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑜𝑜𝑜𝑜𝑜𝑜𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
The aspect ratios of the transistors are: 6𝜇𝜇 0.5𝜇𝜇�  for all PMOS and 
3𝜇𝜇
0.5𝜇𝜇�  for all 
NMOS. Transistors 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆5, 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_6 , 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_10, 𝑃𝑃𝑀𝑀𝑃𝑃𝑆𝑆_12 and 𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_5, 𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_6  
, 𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_10, 𝑁𝑁𝑀𝑀𝑃𝑃𝑆𝑆_12 are assigned multiplicity of 𝑀𝑀 = 2 inorder to get the 2 ∗ 𝐼𝐼𝑦𝑦  












In most of the applications, usually more than one copy of the output of the CAB is 
needed. The circuit in figure (3.33) shows the current mirrors used to create the different 
copies of the output of the CAB 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 . These copies are as follows: 
• 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 1− = 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑖𝑖𝑎𝑎𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 2− = 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑖𝑖𝑎𝑎𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 1+ = 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑜𝑜𝑜𝑜𝑜𝑜𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 2+ = 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑜𝑜𝑜𝑜𝑜𝑜𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
• 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 3+ = 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜  (𝑎𝑎𝑖𝑖𝑉𝑉𝐴𝐴𝑐𝑐𝑜𝑜𝐴𝐴𝑎𝑎 𝑜𝑜𝑜𝑜𝑜𝑜𝑖𝑖𝑎𝑎𝑉𝑉𝑎𝑎) 
The aspect ratios of the transistors are: 6𝜇𝜇 0.5𝜇𝜇�  for all PMOS and 
3𝜇𝜇
0.5𝜇𝜇�  for all 














3.4 CAB Structure: 
The CAB circuitry is structured in a unique way. It consists mainly of the three cells 
connected in series where each is capable of processing some function on the input signal 
or just passing it to the next cell. The first cell is the adder-subtractor cell in which the 
input will be injected first. A block diagram of this cell is shown in figure (3.34). The 
input 𝐼𝐼𝑦𝑦  of this cell will be coming from current mirrors as shown in the general 
arrangement block diagram of figure (3.39).  
When simulating the complete A/S cell with practical current sources and programming 
circuit built, the results reported are:  
• Power consumption is 360µW, 359µW and 84µW for addition, subtraction and 
pass respectively. 
• The worst case bandwidth is 340MHz in the case of subtraction.  
From above results, it is clear that the power consumption has increased and the 
bandwidth has decreased compared to the performance of the circuit with ideal current 
sources in figure (3.1). This is due to the parasitic effect introduced by the supplementary 
circuits. However, the performance deterioration is not very drastic and the circuit is still 














The output of the A/S cell is connected to the next cell which is the integrator. The block 
diagram of the integrator cell is shown in figure (3.35) whose output is connected to the 
next cell. 
When simulating the complete INT cell with practical current sources, programming 
circuits and tuning currents, the results reported are:  
• Power consumption is 397µW 
• The bandwidth is from 30 kHz to about 1GHz.  
In addition, the transient simulation result is shown in figure (3.36).From the results, it is 
clear that the power consumption has increased and the bandwidth has decreased 
compared to the performance of the circuit with ideal current sources in figure (3.8).  
However, the performance deterioration is not very drastic and the circuit is still at 
excellent level. 





















Figure  3.35 Integrator cell 




The third cell block diagram is shown in figure (3.37) which represents the 
multiplier/divider cell. The input 𝐼𝐼𝑦𝑦  is coming from current mirror as shown in figure 
(3.39). At the end the output of the multiplier/divider cell is connected to the output 
current mirrors as shown in the general arrangement figure (3.39).  
When simulating the complete M/D cell with practical current sources, programming 
switches and current mirrors, the results reported are:  
• Power consumption is 623µW. 
• The bandwidth is 89MHz. 
In addition, the DC transfer characteristic is shown in figure (3.38).From above results, it 
is clear that the power consumption has increased and the bandwidth has decreased 
compared to the performance of the circuit with ideal current sources in figure (3.13). this 
is due to the parasitic effect introduced by the current mirrors used.  This decrease in the 
bandwidth in this cell is the major source of bandwidth decrease in the overall CAB. This 



























Figure  3.37 Multiplier/divider cell 




Figure (3.39) shows how all the cells are arranged to form the CAB circuitry. Using this 
architecture, enables the CAB to implement a single function, double functions and triple 



















The complete CAB control word consists of 13 bits. It is divided into two parts: the 
programming part and the tuning part. The programming part consists of four digits 
which are responsible for determining the mode of operation of the CAB. The tuning part 
consists of nine digits which are responsible for tuning the parameters of the selected 
function. The first six digits of the control word tuning part are devoted for the integrator 
biasing current (𝐼𝐼𝑐𝑐) tuning, three for coars tuning and three for fine tuning. The remaing 
three digits of the tuning part are for multiplier/divider biasing current (𝐼𝐼𝑆𝑆) tuning.  
Assuming that these 13 bits are to be the input to a serial to parallel shift register, each bit 
at the output of the serial-In/parallel-out register is stored in a memory element (D-
Latch). The outputs of the D-Latches are connected to the appropriate nodes in the CAB 
circuitry. Figure (3.40) presents the complete picture of the CAB starting from the control 
word input. The overall CAB requires 10 pins on the chip which are: 
𝑉𝑉𝑎𝑎𝑎𝑎 ,𝑉𝑉𝑠𝑠𝑠𝑠 , 𝐼𝐼𝑥𝑥 , 𝐼𝐼𝑦𝑦 , 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 1−, 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 2−, 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 1+, 𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 2+,𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 3+ and the control word input. 
Care must be taken when using the control word since some words are not allowed. 
When the integrator is in its OFF state, the tuning currents should also be deactivated 
otherwise wrong results will be gained. As a result, the following stipulation should be 
taken into consideration when using the control word: 




























3.5 CAB Feature Comparison 
In this chapter, the design of configurable analog block has been proposed. The CAB is 
based on current mode CMOS transistors operating in strong inversion. Comparison 
between the features of the proposed design and previously reported designs is presented 
in table (10). 
The designs reported in [11, 26] are based on the same method adopted in the proposed 
design. However, the proposed CAB enjoys better features especially in terms of 
bandwidth and size. The design in [5] exhibits better bandwidth than the proposed CAB, 
however this is due to the fact that [5] adopts BJT technology rather than CMOS. 
Moreover, the introduced design consumes low power and it is suitable for integration 
since it uses only MOSFET transistors and a grounded capacitor. In addition, the 
proposed CAB is expected to be useful in many filter application, continuous signal 
processing and other area. To sum up, the main attractive features of the designed CAB 









Table 10 CAB feature comparison 
*P=pass, A=addition, S=subtraction, I=integration, M=multiplication, TO=threshold operation, F=filtering, 
CM=coefficient multiplication, AM=amplification, AT=attenuation, D=differentiation, E=exponential,  
** The proposed CAB size is approximated by 30 times the total size of transistors. 
Features Ref [8,22] Ref [7,23] Ref [10] Ref [11] Ref [26,27] Ref[5,28,32] Proposed 
 Voltage 
 
2.5 V ±0.75 V ±0.5 V - - ±1.5 V ±1.5 V 
Max. Power 
Consumption 










few MHz 11.3 MHz 11.6 MHz Below 
100kHz 
10MHz 100 MHz 34.9MHz 
Approx. Size 
     (𝐦𝐦𝐦𝐦𝟐𝟐) ** 
0.469   - - 0.0338  Between 
0.445 and 
0.89  
- 0.0537  
Achieved 
Operations * 
A, S, AM, 
AT, I 
A, S, I, F F A, M, TO, 
CM 
I, AM, AT P, A, S, I, D, 
E 
P, A, S, I, M  
Design 
Method 



























































































Current Voltage Voltage Current and 
voltage 




4 CHAPTER 4 
PROPOSED APPLICATIONS 
Based on the CAB designed in chapter 3, several applications are realized. These 
applications are meant to prove the functionality, programmability and tunability of the 
proposed CAB. More than one copy of the proposed CAB unit is used in each 
application. Each unit is configured to perform a specific operation via the control word. 
The combination of all the units in one application leads to the resultant required output. 
The presented applications are as follows: 
• Universal second order Filter 
• Fourth Order Band Pass Filter BPF  
• Modulation  and Demodulation System 
• Phase Detector 
All the simulation results are obtained using Tanner EDA Tools v13.0 with level 49 









4.1 Universal Second Order Filter: 
In this application, four CAB units are utilized to realize a second order universal filter. 
Figure (4.1) shows how these CABs are connected to each other in which no other 
components apart from the CABs are required. The realized universal filter is capable of 
performing low pass (LPF), high pass (HPF), band pass (BPF), band reject and all pass 
filter (APF).  
In the referred figure, 𝑆𝑆𝐴𝐴𝐵𝐵1 is configured as a pass cell while 𝑆𝑆𝐴𝐴𝐵𝐵2𝑎𝑎𝑎𝑎𝑎𝑎 𝑆𝑆𝐴𝐴𝐵𝐵3 are both 
configured as integrators. Only using these three CABs, LPF, HPF and BPF can be 
obtained. By Using 𝑆𝑆𝐴𝐴𝐵𝐵4 and configuring it to work as a subtractor, we can obtain the 
remaining two filter types which are band reject and APF. This arrangement to realize a 













From figure (4.1): 
𝐼𝐼𝑦𝑦 = −𝐼𝐼𝑥𝑥 ∗
𝐴𝐴
𝑆𝑆
                                                                                                                    (4.1) 
𝐼𝐼𝑧𝑧 = −𝐼𝐼𝑦𝑦 ∗
𝐴𝐴
𝑆𝑆
                                                                                                                    (4.2) 
𝐼𝐼𝑥𝑥 = 𝐼𝐼𝑖𝑖𝑎𝑎 + 𝐼𝐼𝑦𝑦 − 𝐼𝐼𝑧𝑧                                                                                                            (4.3) 
Substituting equation (4.1) and (4.2) into (4.3) results in: 






)                                                                                   (4.4) 








)                                                                                   (4.5) 












                                                                                                                 (4.7) 
Equation (4.7) clearly represents the transfer function of a HPF. Now using 𝐼𝐼𝑥𝑥  from 












Therefore, equation (4.8) represents a BPF.  In addition, using port (𝐼𝐼𝑜𝑜𝑜𝑜𝑜𝑜 1−) of 𝑆𝑆𝐴𝐴𝐵𝐵2 





                                                                                                                (4.9) 






                                                                                                               (4.10) 
Equation (4.10) models a LPF. 









                                                                                                  (4.12) 
This is the transfer function of a band reject (notch) filter. 








                                                                                                  (4.14) 
Equation (4.14) models an APF. 
The five filtering functions HPF, BPF, LPF, band reject and APF are represented with the 





From the characteristic equation of all filters, the quality factor Q=1 and the center 
frequency 𝑖𝑖𝑜𝑜 = 𝐴𝐴. The integrator unity gain frequency (𝐴𝐴) depends on the capacitor used 
in the integrator and its trans-conductance 𝑔𝑔𝑚𝑚which is tunable by the biasing current 𝐼𝐼𝑐𝑐  as 
explained in the integrator design in chapter 3. 
Figure (4.2) shows the simulation results of the gain frequency characteristic for all filter 
types. All filters are simulated at center frequency of 𝑓𝑓𝑜𝑜 ≈ 400 𝑘𝑘𝑘𝑘𝑧𝑧  and quality 
factor 𝑄𝑄 = 1. The parameters of the first and second integrator (𝑆𝑆𝐴𝐴𝐵𝐵2𝑎𝑎𝑎𝑎𝑎𝑎 𝑆𝑆𝐴𝐴𝐵𝐵3) are 
identical ( 𝑐𝑐 = 100𝑢𝑢𝑝𝑝 𝑎𝑎𝑎𝑎𝑎𝑎 𝐼𝐼𝑐𝑐 = 20𝜇𝜇𝐴𝐴). The total power consumption of the universal 
filter is found to be 5.49𝑚𝑚𝑊𝑊 when outputting all filter types simultaneously. 
Figure (4.3) shows the simulated LPF response using various values of the integrator 
biasing current 𝐼𝐼𝑐𝑐 . This bias current is adjusted using the control bits (𝐵𝐵4 𝑜𝑜𝑜𝑜 𝐵𝐵9) of the 
control word. It is therefore confirmed, that by adjusting the bias current an automatic 
frequency control can be easily implemented. Figures (4.4 and 4.5) show this frequency 
tuning but for the BPF and Notch filter responses. One drawback of this filter is that its 
quality factor (𝑄𝑄) is not adjustable. This is due to the fact that 𝑄𝑄 depends on the capacitor 


























Figure  4.2 Gain Frequency response of the universal filter showing all filter types 





















Figure  4.4 Frequency response of BPF with frequency tuning by varying Ic 




4.2 Fourth Order Band Pass Filter: 
In this application, four CAB units are utilized as integrators to realize a fourth order BPF 
function. Figure (4.6) shows how these CABs are connected to each other to form the 
filter. The realized filter is tunable in frequency via the adjustment of the bias current 𝐼𝐼𝑐𝑐  
which is done through the control word. 
In the referred figure, the four integrators are cascaded and negative feedbacks are taken 
to the input node. The output from 𝑆𝑆𝐴𝐴𝐵𝐵2 should function as a fourth order BPF.  
From figure (4.6): 
𝐼𝐼𝑦𝑦 = −𝐼𝐼𝑥𝑥 ∗
𝐴𝐴
𝑆𝑆
                                                                                                                  (4.15) 
𝐼𝐼𝑧𝑧 = −𝐼𝐼𝑦𝑦 ∗
𝐴𝐴
𝑆𝑆
                                                                                                                  (4.16) 
𝐼𝐼𝑖𝑖 = −𝐼𝐼𝑧𝑧 ∗
𝐴𝐴
𝑆𝑆
                                                                                                                 (4.17) 
𝐼𝐼𝑣𝑣 = −𝐼𝐼𝑖𝑖 ∗
𝐴𝐴
𝑆𝑆
                                                                                                                 (4.18) 
𝐼𝐼𝑥𝑥 = 𝐼𝐼𝑖𝑖𝑎𝑎 + 𝐼𝐼𝑦𝑦 + 𝐼𝐼𝑖𝑖 − 𝐼𝐼𝑧𝑧 − 𝐼𝐼𝑣𝑣                                                                                          (4.19) 
Substituting equation (4.15), (4.16), (4.17) and (4.18) into equation (4.19), results in: 
𝐼𝐼𝑖𝑖𝑎𝑎 = �𝐼𝐼𝑧𝑧 ∗
𝑆𝑆2
𝐴𝐴2
� − �−𝐼𝐼𝑧𝑧 ∗
𝑆𝑆
𝐴𝐴
� − �−𝐼𝐼𝑧𝑧 ∗
𝐴𝐴
𝑆𝑆
� + 𝐼𝐼𝑧𝑧 + (𝐼𝐼𝑧𝑧 ∗
𝐴𝐴2
𝑆𝑆2








+ 1 + 𝐴𝐴
2
𝑆𝑆2










Equation (4.22) clearly represents the transfer function of a fourth order BPF. From the 
characteristic equation, the center frequency is 𝑖𝑖𝑜𝑜 = √𝐴𝐴4
4 = 𝐴𝐴, which is tunable by the 








Figure (4.7) shows the simulation results of the frequency response for the proposed BPF. 
It is simulated at various values of the bias current 𝐼𝐼𝑐𝑐  which contrls the filter centr 
frequency. It can be seen from the graph that the slop of the filter is ±40𝑎𝑎𝐵𝐵/𝑎𝑎𝐴𝐴𝑐𝑐𝑎𝑎𝑎𝑎𝐴𝐴 
which models the characteristic for the fourth order BPF. The total power consumption of 
the filter when operated at the different currents with the respective center frequencies are 








Table 11  Summary of resulting center frequencies and power consumption for different Ic values for the 4th 
order BPF 
Bias current (𝐼𝐼𝑐𝑐) Power Consumption Center Frequency(𝑓𝑓𝑜𝑜) 
20𝜇𝜇𝐴𝐴 6𝑚𝑚𝑊𝑊 390𝑘𝑘𝑘𝑘𝑧𝑧 
30𝜇𝜇𝐴𝐴 6.8𝑚𝑚𝑊𝑊 490𝑘𝑘𝑘𝑘𝑧𝑧 
40𝜇𝜇𝐴𝐴 7.6𝑚𝑚𝑊𝑊 570𝑘𝑘𝑘𝑘𝑧𝑧 
60𝜇𝜇𝐴𝐴 9.3𝑚𝑚𝑊𝑊 700𝑘𝑘𝑘𝑘𝑧𝑧 

















4.3 Modulation/Demodulation System 
In this application, a modulation/demodulation system is realized using the proposed 
CAB. Figure (4.8) shows the block diagram of the proposed system. It consists of four 
CAB units. 𝑆𝑆𝐴𝐴𝐵𝐵1 and 𝑆𝑆𝐴𝐴𝐵𝐵2 function as modulator-demodulator respectively and they are 
programmed to work as multipliers. The LPF is composed of 𝑆𝑆𝐴𝐴𝐵𝐵3 and 𝑆𝑆𝐴𝐴𝐵𝐵4 where they 
are configured as integrators. The connection of the LPF is presented in figure (4.9). The 
derivation of the LPF transfer function is the same as the previously presented in the 
universal filter application. 
In figure (4.8),  𝑚𝑚(𝑜𝑜) is the modulating signal (the message) which is a sinusoidal with 
amplitude  𝑀𝑀 and frequency𝜔𝜔𝑚𝑚 . The carrier is 𝑐𝑐(𝑜𝑜) which is a sinusoidal signal with 
amplitude 𝑆𝑆 and frequency 𝜔𝜔𝑐𝑐 . The first CAB does the modulation process and produces 
the modulated signal (𝑧𝑧) as follows: 




[sin(𝜔𝜔𝑐𝑐 + 𝜔𝜔𝑚𝑚 ) + sin(𝜔𝜔𝑐𝑐 − 𝜔𝜔𝑚𝑚 )]                                              (4.23) 
The second CAB does the demodulation process to produce high frequency signals and 












(sin(𝜔𝜔𝑐𝑐 + 𝜔𝜔𝑚𝑚 ) + sin(𝜔𝜔𝑐𝑐 − 𝜔𝜔𝑚𝑚 ))] =
𝑀𝑀∗𝑆𝑆2
4∗𝐼𝐼𝑆𝑆2
[sin(2𝜔𝜔𝑐𝑐 + 𝜔𝜔𝑚𝑚 ) + sin(2𝜔𝜔𝑐𝑐 −





It is clear from equation (4.25) that the first and second terms are the high frequency 
signals while the third term is the low frequency signal. In order to retrieve the message, 
the output of the demodulator is input to a LPF with cut off frequency higher than 𝜔𝜔𝑚𝑚  in 
order to reject the high frequency component and leave the low frequency compoenet. 
















Figure  4.8 Modulation-Demodulation system block diagram 




In order to test the proposed system, the following parameter values are chosen: 
modulating signal amplitude 𝑀𝑀 = 8𝜇𝜇𝐴𝐴 and frequency 𝑓𝑓𝑚𝑚 = 10𝑘𝑘𝑘𝑘𝑧𝑧, the carrier amplitude 
𝑆𝑆 = 8𝜇𝜇𝐴𝐴 and frequency 𝑓𝑓𝑐𝑐 = 2𝑀𝑀𝑘𝑘𝑧𝑧 and the multiplier bias current 𝐼𝐼𝑆𝑆 = 10𝜇𝜇𝐴𝐴. 
Figure (4.10) shows the modulating signal 𝑚𝑚(𝑜𝑜) as well as the carrier signal 𝑐𝑐(𝑜𝑜). Figures 
(4.11 and 4.12) show the waveform of the modulated signal (𝑧𝑧) which is the output of 
𝑆𝑆𝐴𝐴𝐵𝐵1 as well as its frequency spectrum respectively. It is clear that the two main 
frequency components are located at 1.99𝑀𝑀𝑘𝑘𝑧𝑧 𝑎𝑎𝑎𝑎𝑎𝑎 2.01𝑀𝑀𝑘𝑘𝑧𝑧 which coincide with                        
𝑓𝑓𝑐𝑐 − 𝑓𝑓𝑚𝑚  𝑎𝑎𝑎𝑎𝑎𝑎 𝑓𝑓𝑐𝑐 + 𝑓𝑓𝑚𝑚 respectively as per equation (4.23). The frequency spectrum of the 
demodulator output before applying the LPF which is taken from the output of  𝑆𝑆𝐴𝐴𝐵𝐵2 is 
shown in Figure (4.13). The main frequency components presented in the figure are: 
10𝑘𝑘𝑘𝑘𝑧𝑧, 3.99𝑀𝑀𝑘𝑘𝑧𝑧 𝑎𝑎𝑎𝑎𝑎𝑎 4.01𝑀𝑀𝑘𝑘𝑧𝑧 which correspond to 𝑓𝑓𝑚𝑚 , 2𝑓𝑓𝑐𝑐 − 𝑓𝑓𝑚𝑚  𝑎𝑎𝑎𝑎𝑎𝑎 2𝑓𝑓𝑐𝑐 + 𝑓𝑓𝑚𝑚  
respectively as per equation (4.25). The reconstructed output signal of the LPF (𝑖𝑖) is 
presented in figures (4.14 and 4.15) as waveform and as frequency spectrum respectively. 
The specification of the low pass filter used here is the same as the one presented in the 
universal filter application. The total power consumption of the four CABs when 


























Figure  4.10 Waveforms of the modulating signal m(t) and carrier c(t) 





















Figure  4.12 Frequency spectrum of modulated Signal (z) 





















Figure  4.14 Waveform of reconstructed output signal after LPF (w) 




4.4 Phase Detector 
The phase detector is an essential block of the phase locked loop system. In this 
application, three CAB units are used to realize a phase detector which could be used in 
PLL. Figure (4.16) shows the block diagram of the CABs used in the phase detector. In 
the figure, 𝑆𝑆𝐴𝐴𝐵𝐵1 is configured as a multiplier while 𝑆𝑆𝐴𝐴𝐵𝐵2 𝑎𝑎𝑎𝑎𝑎𝑎 𝑆𝑆𝐴𝐴𝐵𝐵3 are used to realize a 
LPF. This LPF is the same one used previously in modulation-demodulation system 
application in figure (4.9). The idea behind the phase detector design is to generate a 
signal that is proportional to the phase difference of the two input signals. The multiplier 
does generate this signal and the LPF removes the unwanted components [49, 61 and 62]. 
In figure (4.16), assuming the two inputs are: 
𝑚𝑚1(𝑜𝑜) = 𝐴𝐴1sin(𝜔𝜔𝑜𝑜 + 𝜃𝜃1)                                                                                            (4.27) 
𝑚𝑚2(𝑜𝑜) = 𝐴𝐴2cos(𝜔𝜔𝑜𝑜 + 𝜃𝜃2)                                                                                           (4.28) 





[sin(2𝜔𝜔𝑜𝑜 + 𝜃𝜃1 + 𝜃𝜃2) + sin(𝜃𝜃1 − 𝜃𝜃2)]                                    (4.29) 
It is clear from equation (4.29) that the first term is a high frequency component and the 
second term is a low frequency component. If a LPF is used the second term will be 
retained. This term is a function of the phase difference between the two input 
signals 𝑚𝑚1(𝑜𝑜)𝑎𝑎𝑎𝑎𝑎𝑎 𝑚𝑚2(𝑜𝑜). Therefore the output of the LPF (𝑖𝑖)will be: 
𝑖𝑖 = 𝐴𝐴1𝐴𝐴2
2∗𝐼𝐼𝑆𝑆




The following values are selected in order to test the proposed phase detector: 
The amplitude of the two input signals 𝐴𝐴1 = 𝐴𝐴2 = 8𝜇𝜇𝐴𝐴, frequency 
𝜔𝜔
2𝜋𝜋
= 2𝑀𝑀𝑘𝑘𝑧𝑧, phase 
 𝜃𝜃2 = 0 𝑎𝑎𝑎𝑎𝑎𝑎 𝜃𝜃1 is swept from 0° 𝑜𝑜𝑜𝑜 360° .  
Figure (4.17) shows the transfer characteristic of the phase detector (𝑖𝑖 𝑣𝑣𝐴𝐴𝑉𝑉𝑠𝑠𝑜𝑜𝑠𝑠 𝜃𝜃𝑎𝑎) where 
𝜃𝜃𝑎𝑎  represent the phase difference (𝜃𝜃1 − 𝜃𝜃2) and 𝑖𝑖 is produced in response to this 
difference. It can be noticed from this figure that the characteristic is a sinusoidal like 
wave repeating every 360° as suggested by equation (4.30). However, there is a small 
error in the response about  3°, which is mainly due to the phase shift error from the CAB 





























Figure  4.16 Phase detector block diagram, the LPF is shown in figure (4.10) 




5 CHAPTER 5 
CONCLUSION AND FUTURE WORK 
5.1 Conclusion 
In this thesis, the design of configurable analog block (CAB) for field programmable 
analog array (FPAA) has been presented. This design is based on current mode MOSFET 
transistor level operating in saturation region. The design of three functional cells which 
are: addition-subtraction, integration and multiplication/division cell has been developed. 
Moreover, the programming and tuning of the CAB is achieved through altering the 
circuits biasing condition in addition to some switches. In order to confirm the proper 
functionality as well as the validity of the proposed  CAB, it has been utilized to realize 
different applications using more than one unit in each structure. These realized 
application structures are:  
• A universal second order filter 
• A fourth order band pass filter 
• A modulation/demodulation system. 
• A phase detector 
The proposed design in this work has proven its validity and feasibility through its use in 
designing different applications. In addition, there is a lack of designs in the literature 




The main attractive features of this design over some previous designs are small size, 
simplicity, low power consumption and high bandwidth. 
This is considered to be as a part of the ongoing improvements in the field of 
configurable analog blocks. The results of this work in collaboration with previous 
research in this field will be very useful for other researchers and other interested people 
in the same area. 
5.2 Future Work 
The following point can be part of the improvement of this work since there is always a 
room for improvement: 
• Improving the proposed multiplier/divider in order to have better division 
functionality by not making the divider the same as the bias current. 
• Adding the capability of the control over the quality factor (𝑄𝑄) in the filter design. 
• Improving the supplementary and biasing circuits used in order to enhance the 
CAB bandwidth and reduce the linearity error and phase shift errors. 
• Adding extra functions such as exponential and differential in order to widen its 
area of application. 
• Extending the application area of the Cab such as building a universal filter 
realized to a higher order system. 
• The feature size of the technology used to design the CAB can be smaller than 
0.35µ𝑚𝑚 process used by which it will be allowed to interface more easily with 




• Producing the layout of the proposed CAB and doing post-layout simulation. 
• Fabrication of the proposed CAB and experimentally testing its validity in order 
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